8284 / 8288
Internal
Architecture
ROAD MAP

- Memory Addressing In 8086
- 8284 Clock Generator
- Bus Buffering in 8086
- Bus Latching in 8086
MEMORY ADDRESSING IN 8086

- In 8086 the memory address space can be viewed as a sequence of one million bytes in which any byte may contain an 8-bit data element and any two consecutive bytes may contain a 16-bit data element.
- The address space is physically connected to a 16-bit data bus by dividing the address space into two 8-bit banks of up to 512K bytes each, as depicted in Fig. below
As observed from Fig. 2.2, one bank is connected to the lower half of the 16-bit data bus (D0-D7) and contains even address bytes. i.e. when A0 bit is low, the bank is selected.

The other bank is connected to the upper half of the data bus (D8-D15) and contains odd address bytes. That means when A0 is high and BHE (Bus High Enable) is low, the odd bank is selected.

There are four possible ways to access the data from the memory. Such four ways are as listed below.

- 8-bit data from lower (Even) address Bank
- 8-bit data from higher (Odd) address Bank
- 16-bit data starting from Even Address, and
- 16-bit data starting from Odd Address.
The 8-bit Data from Lower/Even Address Bank:

- In this case to access memory bytes from Even address, information is transferred over the lower half of the data bus (D70-D7), where A0 is output LOW and BHE is output HIGH enabling only the even address bank. The fig. depicts the arrangement for this method as below:
8-bit Data from Higher/Odd Address Bank:

- Here to access memory byte from an odd address information, is transferred over the higher half of the data bus (D8-D15). The BHE output low enables the upper memory bank, and whereas A0 is output high to disable lower memory bank. The arrangement is as depicted in Fig. below.
The 16-bit Data Starting from Even-Address:

Here, 16-bit data from an even address is accessed in a single bus cycle. The address lines A1-A19 select the appropriate byte within each bank. A0 low and BHE low enables both banks simultaneously. The arrangement is as shown in fig. below.
The 16-bit Data Access starting from Odd Address:

- Here a 16-bits word located at an odd address (two consecutive bytes with the least significant byte at an odd byte address) is accessed using two bus cycles. For first bus cycle, lower byte will be accessed. The arrangement with odd address as 0005 is as shown in Fig.
Now during second bus cycle, the upper byte \(\text{(with the even address 0006H as observed in fig. 2.6 (b))}\) will be accessed. During first bus cycle, A1-A19 address bus specifies the address and A0 as 1 and BHE is low.

That means the even memory bank will be disabled and odd memory bank is enabled and next, during second bus cycle, the address is incremented.

That means, A0 is zero and BHE is made high, and even memory bank is enabled and the odd memory bank is disabled, as observed in Fig.
8284A Clock Generator

- The 8284A is an important ancillary component to the 8086/8088 microprocessor. Without clock generator, it required many additional circuits to generate the clock in an 8086/8088-based system.

- 8284A provides following basic functions or signals: clock generation, RESET synchronization, READY synchronization, and a TTL level peripheral clock signal which are very important essential signal to microprocessors.

- The Fig. ahead depicts the details the details of pin out or functional pins of the clock generator 8284A.
8284 Clock Generator
(Pin Configuration)
| AENI and AEN2 | The **address enable** pins are provided to qualify the bus ready signals, RDY1 and RDY2, respectively, which are used to cause wait states, along with the RDY1 and RDY2 inputs. The wait states are generated by READY pin of the 8086/8088 microprocessors, which is controlled by these two inputs. |
| RDY1 and RDY2 | The bus ready inputs are provided in conjunction with the AEN1 and AEN2 pin to cause wait states in an 8086/8088 microprocessors, which is controlled by these two inputs. |
| ASYNC | The **ready synchronization** selection input selects either one or two stages of synchronization for the RDY1 and RDY2 inputs. |
| READY | The Ready is an output pin which connects to the 8086/8088 READY input. This signal is synchronized with the RDY1 and RDY2 inputs. |
X1 and X2

The *Crystal oscillator* pin connects to an external crystal used as the timing source for the clock generator and all its functions.

EFI

The *external frequency* input is used when the F/C is pulled high. EFI supplies the timing whenever the F/C pin is high.

CLK

The *clock* output pin provides CLK input signal to the 8086/8088 microprocessor (*and other components in the system*). The CLK pin has an output signal that is one-third of the crystal or EFI input frequency and has a 33 percent duty cycle, which is required by the 8086/8088.

PCLK

The *peripheral clock* signal is one-sixth the crystal or EFI input frequency and has a 50 percent duty cycle. The PCLK output provides a clock signal to the peripheral equipment in the system.

OSC

The *oscillator* output is a TTL level signal that is at the same frequency as the crystal or EFI input. (*The OSC output provides an EFI input to other 8284A clock generators in some multiprocessor systems*).
<table>
<thead>
<tr>
<th>RES</th>
<th>The reset input is an active-low input to the 8284A. The RES. pin is often connected to an RC network that provides power on resetting.</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET</td>
<td>The reset output is connected to the 8086/8088 RESET input pin. The <strong>Clock synchronization</strong> pin is used whenever the EFI input provides synchronization in systems with multiple processors. When the internal crystal the internal crystal oscillator is used, this pin must be grounded.</td>
</tr>
<tr>
<td>CSYNC</td>
<td></td>
</tr>
</tbody>
</table>
8284A Clock Generator Operation
The two sections of operation those are of interested in 8284A clock generator are

- Operation of the clock section, and
- Operation of the Reset section

**Operation of the Clock Section:** The top half of the logic diagram in Fig. represents the clock and reset synchronization section of the 8284A clock generator. As observed, the crystal oscillator has two inputs: XI and X2 when a crystal is attached to XI nd X2, oscillator generates a square-wave signal at the same frequency as the crystal. The square-wave so generated signal is fed to an AND gate and also to an inverting buffer that provides the OSC output signal. (The OSC signal is sometimes used as an EFI input to other 8284A circuits in a system).

- The inspection of AND gate reveals that when F/C is a logic 0, the oscillator output is steered through to the divide-by-3 counter. If F/C is a logic 1, then EFI is steered through to the counter.
The output of the divide-by-3 counter generates timing for ready synchronization, a signal for another counter (divide-by-2), and the CLK signal to the 8086/8088 microprocessors.

The CLK signal is also buffered before it leaves the clock generator. Observe that the output of the first counter feeds the second.

These two cascaded counters provide the divide-by-6 output at PCLK, the peripherals clock output, the fig. below; shows the connection, arrangement of 8284A to 8086/8088 microprocessor.
CSYNC: Used with multiple processors.

Crystal OSC 15MHz

Reset switch

RC = 10K*10uF ~= 100msec
From Fig. two points to be observed; i.e.,
That F/C and CSYNC are grounded to select the crystal oscillator and
That a 15 MHz crystal provides the normal 5 MHz clock signal to the
8086/8088 as well as a 2.5 MHz peripheral clock signal.

**Operation of the Reset Section:** The reset section of the 8284A is
simple, and it consists of a Schmitt trigger buffer and a single D-type
flip-flop circuit. The D-type flip-flop ensures that the timing
requirement of the 8086/8088 RESET input are fulfilled.

This circuit applies the RESET signal to the microprocessor on the
negative edge (1-to-0 transition) of each clock. The 8086/8088
microprocessors sample RESET at the positive edge (0-to-1 transition)
of the clocks; therefore (*this circuit meets the timing requirements of the
8086/8088*).
From Fig. it can be observed that an RC circuit provides a logic 0 to the RES input pin when power is first applied to the system.

After a short time, the RES input becomes a logic 1 because the capacitor charges toward +5.0 V through the resistor. A push-button switch allows the microprocessor to be reset by the operator.

Exact rest timing requires the RESET input to become a logic 1 no later than four clocks after system power is applied and to be held for at least 50 µs. *(The flip-flop makes certain that RESET goes high in four clocks, and the RC time constant ensures that it stays high for at least 50 µs).*
THE BUS BUFFERING AND LATCHING: To make use of 8086/8088 microprocessor with memory or I/O interfaces, the multiflexed buses of the µP has to be demultiplexed. Therefore we have to discuss about demultiplexing the buses, and mention how buses are buffered in the case of large system, depending on fan-out of the components. Now let us discuss about:

- Demultiplexing the Buses of 8086/8088, and
- Buffered System for 8086/8088.
Demultiplexing the Buses of 8086/8088:

- The address/data bus on the 8086/8088 is multiplexed shared so as to reduce the number of pins required for the 8086/8088 integrated circuit. But this burdens the hardware designer with the task of extracting or demultiplexing information from these multiplexed pins. So can we not leave buses multiplexed.

- When the buses are multiplexed, the address changes at the memory and I/O, which causes them to read or write data in the wrong locations.

- In all computer systems they have three buses:
  
  (1) An address bus that provides the memory and I/O with the memory address or the I/O port number,

  (2) A data bus that transfers data between the microprocessor and the memory and I/O in the system, and

  (3) A control bus that provides control signals to the memory and I/O. (These buses must be present in order to interface to memory and I/O).
Now let us observe the demultiplexing arrangement for 8086

- **Demultiplexing the 8086:** The 8086 system requires separate address, data and control buses, which differs primarily in the number of multiplexed pins. In 8086, the multiplexed pins include \text{AD}_{15}-\text{AD}_0-A_{19}/S_6-A_{16}/S_3, and BHE/S_7. All of these signals must be demultiplexed.
- The Fig. depicts a demultiplexed 8086 with all three buses: address (A_{19}-A_0 and BHE, data (D_{15}-D_0), and control (M/IO, RD and WR), as below.
BUS Buffering and Latching
In the circuit shown in Fig. an additional 74LS373 latch has been added to demultiplex the address/data bus pins Ad\textsubscript{15}-AD\textsubscript{8} and a BHE/S\textsubscript{7} input has been added to the top 74LS273 to select the high-order memory bank in the 16-bit memory system of the 8086 if compared with that for 8088.

The memory and I/O system observe the 8086 as a device with a 20-bit address bus (A\textsubscript{19}-A\textsubscript{0}), a 16-bit data (D\textsubscript{15}-D\textsubscript{0}) and a 3 line control bus (M/IO, RD and WR).
**Demultiplexing the 8086:** The Fig. drawn ahead shows the 8086 microprocessor and the components required to demultiples its buses. Here, two 74LS373 transparent latches are used to demultiplex the address/data bus connections AD$_7$-AD$_0$ and the multiplexed address/status connections A$_{19}$/S$_6$-A$_{16}$/S$_3$ as shown:
The transparent latches, which are looking like wires whenever the address latch enable pin (ALE) becomes a logic 1 they pass the inputs to the outputs.

After a small duration ALE returns to its logic 0 condition, which causes the latches to remember the inputs at the time of the change to a logic 0. In this case, \( A_7-A_0 \) are stored in the bottom latch and \( A_{19}-A_0 \).

These address connections allow the 8088 to address 1M byte of memory space. *The fact that the data bus is separate allows it to be connected to any 8-bit peripheral device or memory component.*
Buffered System for 8086/8088

- When more than 10 unit loads are attached to any bus pin, the entire 8086 or 8088 system must be buffered. The demultiplexed pins are already buffered by the 74LS373 latches, which have been designed to drive the high-capacitance buses encountered in microcomputer systems.

- A logic 0 output provides up to 32 mA of sink current, and a logic 1 output provides up to 5.2 mA of source current. That means a fully buffered signal will introduce a timing delay to the system. This causes no difficulty unless memory or I/O devices are used, which function at near the maximum speed of the bus.
**Fully Buffered 8086:** The Fig. drawn ahead shows a fully buffered 8086 microprocessor. It address pins are already buffered by the 74LS373 address latches; its data bus employs two 74LS245 octal bi-directional bus buffers; and the control bus signals, and IO/M, M/IO, RD and WR use a 74LS244 buffer.

- Fully buffered 8086 system requires one 74LS244, two 74LS245s, and three 74LS373s

**Note.** 8086 requires one more buffer than the 8088 because of the extra eight data bus connections, $D_{15}-D_8$. It also has a signal that is buffered for memory-ban selection.
Wait State:

The Fig. drawn ahead depicts a circuit used to introduce any number of wait states for 8086/8088 microprocessors, where an 8-bit serial shift register (74LS164) shifts a logic 0 for one or more clock periods from one of its Q outputs through to the RDY1 input of the 8284A. With suitable strapping, this circuit can provide various number of wait states.

- It can also be observed that how, the shift register is cleared back point. The output of the register is forced high when the second flip-flop captures RD, WR and INTA pins are all logic 1’s. These three signals are high until state T2, so the shift register shifts four the first time when positive edge of the T2 arrives. If one wait is desired, then output $Q_B$ is connected to the OR gate. If two waits are desired, output $Q_c$ is connected, and so forth.
Wait State Generator
We can observe that this circuit does not always generate wait states, but is enabled form the memory only for memory devices that require the insertion of waits.

If the selection signals from a memory device is a logic 0, the device is selected; then this circuit will generate a wait state.
THANKS!

For more Notes Follow http://www.edutechlearners.com