I/O Interfacing of 8086 Using 8255
ROAD MAP

- 8255 Internal Architecture
- Working Modes Of 8255
- Control Word Of 8255 PPI
- BSR Mode Control Word
- Operation Of Different 8255 Modes
- Interfacing Examples Using 8255 PPI
8255 Programmable Peripheral Interface

Description

- The Intel 82C55A is a general purpose programmable I/O device which may be used with many different microprocessors.

- There are 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation.

- The high performance and industry standard configuration of the 82C55A make it compatible with the 8086.
8255 Internal Architecture

Functional Diagram

- Power supplies
  - +5V
  - GND

- Bi-directional data bus
  - D7-D0

- Data bus buffer

- Read Write Control Logic

- 8-bit Internal Data Bus

- Group A Control

- Group A Port A (8)

- Group A Port C upper (4)

- Group B Port C Lower (4)

- Group B Control

- Group B Port B (8)

- I/O
  - PA7-PA0
  - PC7-PC4
  - PC3-PC0
  - PB7-PB0

- RESET

- RD

- WR

- A1

- A0

- CS
- **Data Bus Buffer**
  This three-state bi-directional 8-bit buffer is used to interface the 82C55A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

- **Read/Write and Control Logic**
  The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.
(A0 and A1) Port Select 0 and Port Select 1: These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word register. They are normally connected to the least significant bits of the address bus (A0 and A1).

(CS) Chip Select: A “low” on this input pin enables the communication between the 82C55A and the CPU.
(RD) Read: A “low” on this input pin enables 82C55A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to “read from” the 82C55A.

(WR) Write: A “low” on this input pin enables the CPU to write data or control words into the 82C55A.
(RESET) Reset: A “high” on this input initializes the control register to 9Bh and all ports (A, B, C) are set to the input mode. “Bus hold” devices internal to the 82C55A will hold the I/O port inputs to a logic “1” state with a maximum hold current of 400mA.
Working Modes Of 8255

- **Mode Selection**

There are three basic modes of operation that can be selected by the system software:

- Mode 0 - Basic Input/Output
- Mode 1 - Strobed Input/Output
- Mode 2 - Bi-directional Bus
• When the reset input goes “high”, all ports will be set to the input mode with all 24 port lines held at a logic “one” level by internal bus hold devices.

• After the reset is removed, the 82C55A can remain in the input mode with no additional initialization required.

• During the execution of the system program, any of the other modes may be selected using a single output instruction. This allows a single 82C55A to service a variety of peripheral devices with a simple software maintenance routine.

• Any port programmed as an output port is initialized to all zeros when the control word is written.
Working Modes Of 8255

Mode 0
- PB7-PB0: 8 I/O
- PC3-PC0: 4 I/O
- PC7-PC4: 4 I/O
- PA7-PA0: 8 I/O

Mode 1
- PB7-PB0: 8 I/O
- Control or I/O
- Control or I/O
- PA7-PA0: 8 I/O

Mode 2
- PB7-PB0: Bi-Directional
- Control
- PA7-PA0
The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions.

For instance: Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.
Control Word for 8255

Control word

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
</table>

Group B

- Port C (Lower)
  - 1 = Input
  - 0 = Output

- Port B
  - 1 = Input
  - 0 = Output

- Mode Selection
  - 0 = Mode 0
  - 1 = Mode 1

Group B

- Port C (Lower)
  - 1 = Input
  - 0 = Output

- Port A
  - 1 = Input
  - 0 = Output

- Mode Selection
  - 00 = Mode 0
  - 01 = Mode 1
  - 1X = Mode 2

- Mode Set Flag
  - 1 = Active
BSR Mode For 8255

- **Single Bit Set/Reset Feature**

  - Any of the eight bits of Port C can be Set or Reset using a single Output instruction. This feature reduces software requirements in control-based applications, operation just as if they were output ports.

  - When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset.
BSR Control Word

Control word

Don't Care

Bit Set/Reset
1 = Set
0 = Reset

Bit Select

Bit Set/Reset
0 = Active
Operation Of Different Modes

Operating Modes

- **Mode 0 (Basic Input/Output)**: This functional configuration provides simple input and output operations for each of the three ports. No handshaking is required, data is simply written to or read from a specific port.

**Mode 0 Basic Functional Definitions:**

- Two 8-bit ports and two 4-bit ports
- Any Port can be input or output
- Outputs are latched
- Input are not latched
- 16 different Input/Output configurations possible
Mode 1 - (Strobed Input/Output) : This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or “hand shaking” signals. In mode 1, port A and port B use the lines on port C to generate or accept these “hand shaking” signals.

Mode 1 Basic Function Definitions:

(i) Two Groups (Group A and Group B)

(ii) Each group contains one 8-bit port and one 4-bit control/data port

(iii) The 8-bit data port can be either input or output. Both inputs and outputs are latched.

(iv) The 4-bit port is used for control and status of the 8-bit port.
Mode 2 Basic Functional Definitions:

(i) Used in Group A only
(ii) One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C)
(iii) Both inputs and outputs are latched
(iv) The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A)
I/O Interfacing (LED’s Interfaced with 8086)

Example 1:- Interface an 8255 chip with 8086 to work as an I/O port. Initialize port A as output port, Port B as I/P port and Port C as O/P port. Port A address should be 0740H. Write an ALP to sense switch positions SW0–SW7 connected at port B. The sensed pattern is to be displayed on port A, to which 8 LED’s are connected, while port C lower displays number of on switches out of the total eight switches?

Solution. The control word is decided as given as follows:

<table>
<thead>
<tr>
<th>B7</th>
<th>B6</th>
<th>B5</th>
<th>B4</th>
<th>B3</th>
<th>B2</th>
<th>B1</th>
<th>B0</th>
<th>Control word</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

I/O mode  Port A in mode 0  Port A, O/P  Port C, O/P  Port B, mode 0  Port B, I/P  Port C, O/P  = 82H
82H is the control word. The control word format for BSR mode is as shown ahead:

<table>
<thead>
<tr>
<th>8255 ports</th>
<th>I/O Address lines</th>
<th>Hex port address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port A</td>
<td>A₁₅ A₁₄ A₁₃ A₁₂ A₁₁ A₁₀ A₉ A₈ A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀</td>
<td>0740H</td>
</tr>
<tr>
<td>Port B</td>
<td>0 0 0 0 0 0 1 1 1 0 1 0 0 0 0 0</td>
<td>0742H</td>
</tr>
<tr>
<td>Port C</td>
<td>0 0 0 0 0 1 1 1 0 1 0 0 0 1 0 0</td>
<td>0744H</td>
</tr>
<tr>
<td>CWR</td>
<td>0 0 0 0 0 1 1 1 0 1 0 0 0 1 1 0</td>
<td>0746H</td>
</tr>
</tbody>
</table>
The ALP for the problem is shown below:

```
MOV DX, 0746H;  Initialise CWR with
MOV AL, 82H;    Control word 82H
OUT DX, AL;
SUB DX, 04;     Get address of port B in DX
IN AL, DX;      Read port B for switch
84B DX, 02;     Positions into AL and get port A address
MOV BL, 00H;    Initialise BL for switch count
MOV CH, 08H;    Initialise CH for total switch number

Label 1 :       Rotate AL through carry to check
    ROL AL;
    JNC label 2
    INC BL

Label 2 :
    DEC CH
    JNZ label 1
    MOV AL, BL
    ADD DX, OH
    OUT DX, AL
    HLT
```
The interface circuit is as shown below:

![Diagram of an interface circuit showing 8-LED's interfaced.](image)

**Fig. 5.84.** Interfacing circuit showing 8-LED’s interfaced.
- The 8255 is to be interfaced with lower order data bus; i.e. D0-D7.
- The A0 and A1 pins of 8255 are connected to A1 and A2 pins of the microprocessor respectively. We will use absolute decoding scheme that uses all the 16 address lines.
- For deriving the device address pulse. Out of A0–A15 lines, two address lines A2 and A1 are directly required by 8255 for three port and CWR address decoding. Hence only A3 to A15 are used for decoding addresses.
- Circuit diagram, the 8086 is assumed to be in the maximum mode so that IORD and I OWR are readily available.
Example 2: Interface a 4 × 4 keyboard with 8086 using 8255, and write an ALP for detecting a key closure and return the key code in AL. The debouncing period for a key in 20 ms?

The interface circuit for the problem is as shown below:
• Here we use port A as output port for selecting a row of keys while port B is used as an input port for sensing a closed key.

• Hence the keyboard lines are selected one by one through Port A and the Port B lines are polled continuously till a key closure is sensed.

• The higher order lines of Port A and Port B are left unused. The flow chart of the ALP is as shown below:
Fig. 5.86. Flow chart for key detection.
We suppose that we use simple mechanical switches. For keyboard, then to get the meaningful data from a keyboard requires three steps:

1. Detect a key press
2. Debounce the key press
3. Encode the key press

The three tasks can be done with a hardware, software or a combination of the two.

The rows of the matrix are connected to four output port lines. The column line of the matrix are connected to four input port lines.
Interfacing 7-Seg Display with 8086

Example 3:- Interface an 8255 with 8086 at 80H as an I/O address of Port A. Interface five 7 segment displays with the 8255. Write an ALP to display 1, 2, 3, 4 and 5 over the 5 displays continuously as per their positions starting with 1 at the least significant position ?

Solution. We will first decide the codes and store them in a look up table as shown below :

<table>
<thead>
<tr>
<th>Numbers to be displayed</th>
<th>PA7</th>
<th>PA6</th>
<th>PA5</th>
<th>PA4</th>
<th>PA3</th>
<th>PA2</th>
<th>PA1</th>
<th>PA0 Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1 = CF</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0 = 92</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0 = 86</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0 = CC</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0 = A4</td>
</tr>
</tbody>
</table>
THANKS!

For more Notes Follow http://www.edutechlearners.com